Select Page

3625 TRICONEX 24VDC Digital Output Module

$ 96.54

‌Mandatory Validation Tests‌ test_sequenceCopy Code 1. TMR Integrity Test: • Inject step signal (10%→90% FS) • Verify voting consistency (%AIx_DIAG = 0) 2. Burnout Simulation: • Open circuit on Ch4 → Confirm %ALMxx = 1 3. SIL Verification: • PFDavg = 2.7E-9 (Mission time 10yr) • SFF = 99.2%